Show simple item record

dc.contributor.authorMaurer, Peter M.
dc.date.accessioned2009-10-28T15:45:08Z
dc.date.available2009-10-28T15:45:08Z
dc.date.issued2009-10-28T15:45:08Z
dc.identifier.urihttp://hdl.handle.net/2104/5444
dc.description.abstractThe Functional Hardware Design Language is an expandable language that is designed to make it easy to specify gate-level. FHDL currently supports the specification of gates, high-level functional blocks, state machines, ROM and PLA contents, and parameterized functional blocks. The language is easily extendable.en
dc.format.extent62835 bytes
dc.format.mimetypeapplication/pdf
dc.language.isoen_US
dc.subjectHardware Design Languageen
dc.subjectDigital Simulationen
dc.titleThe Functional Hardware Design Languageen
dc.licenseGPLen


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record