Show simple item record

dc.contributor.authorMaurer, Peter M.
dc.date.accessioned2009-10-28T15:46:02Z
dc.date.available2009-10-28T15:46:02Z
dc.date.issued2009-10-28T15:46:02Z
dc.identifier.urihttp://hdl.handle.net/2104/5445
dc.description.abstractThe Functional Hardware Design Language can be used to create all parts of a digital design. It can be used to design logic-level circuits with ordinary gates, flip-flops and mid-sized functional blocks. It is hierarchical in nature and can support any type of hierarchical design. It can be used to design ROMs, PLAs, and Algorithmic State Machines. Simulations can be controlled through a high-level-language interface. This interface can be used to design test benches and to perform component-level testing on hierarchical designs. A powerful macro language can be used to create parameterized functional blocks and expression-level circuits. The language is extensible and may provide other features in the future.en
dc.format.extent300515 bytes
dc.format.mimetypeapplication/pdf
dc.language.isoen_US
dc.subjectHardware Design Languageen
dc.subjectDigital Simulationen
dc.titleThe FHDL Manualen
dc.licenseGPLen


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record