Evaluating Impulse C and multiple parallelism partitions for a low-cost reconfigurable computing system.
Access rightsWorldwide access
Li Shen, Carmen C.
MetadataShow full item record
Impulse C is a C-to-HDL compiler from Impulse Accelerated Technology that facilitates the introduction of software programmers, mathematicians, and scientists, into the realm of FPGA-based algorithm development for high-speed numerical computation. This thesis evaluates the Impulse C programming language and explores differing levels of parallelism across multiple, homogeneous, FPGA development platforms using the Aurora serial communication scheme. Impulse C and Xilinx IP cores are employed in the numerical computation of a neural network consisting of 27 inputs and 1200 outputs. The artificial neural network is capable of emulating an underwater acoustic environment and has been used to determine characteristic parameters of reflections from the ocean floor. Timing, logic utilization and ease-of-use are metrics used to evaluate Impulse C in the automatic generation of VHDL code for the network test application. Implementations with parallelism at the system level and at the intermediate (loop) level are explored as part of this study.
Showing items related by title, author, creator and subject.
Yue, Wu, 1983- (2009-08-25)Board-to-board communications are very important for interconnecting multiple FPGA boards in a reconfigurable computing cluster. Researchers at Baylor University have developed a reconfigurable computing cluster that uses ...
An evaluation of CoWare Inc.'s Processor Designer tool suite for the design of embedded processors. Franz, Jonathan D. (2008-12-01)The goal of this thesis is to evaluate the Processor Designer family of tools from CoWare, Inc. Processor Designer uses the L.I.S.A. 2.0 (Language for Instruction Set Architecture) language. The evaluation is being ...
Eustice, Dylan Scott, 1992- (2014-06-02)The Scale Invariant Feature Transform (SIFT) is a useful algorithm for describing local features in an image. This research successfully demonstrates a model for optimizing SIFT using a Field Programmable Analog Array ...