Research on board to board communication for a reconfigurable computing system.
Access rightsWorldwide access
Yue, Wu, 1983-
MetadataShow full item record
Board-to-board communications are very important for interconnecting multiple FPGA boards in a reconfigurable computing cluster. Researchers at Baylor University have developed a reconfigurable computing cluster that uses the Impulse C language to provide a platform for software designers to design hardware-accelerated systems. This thesis describes the development of two Impulse C implementations for the interconnection of Xilinx FPGA boards; one using parallel and one using serial communication hardware. Impulse C is used to design a software-numerical-communication function integrated into the hardware communication system. The hardware communication protocol is designed and implemented using VHDL and Xilinx’s Embedded Development Kit (EDK). The performance of the two communication systems are tested and compared by simulation and real time hardware test applications. The advantages and disadvantages between the two different communication systems are explored as part of this research.
Showing items related by title, author, creator and subject.
Evaluating Impulse C and multiple parallelism partitions for a low-cost reconfigurable computing system. Li Shen, Carmen C. (2009-04-01)Impulse C is a C-to-HDL compiler from Impulse Accelerated Technology that facilitates the introduction of software programmers, mathematicians, and scientists, into the realm of FPGA-based algorithm development for high-speed ...
An evaluation of CoWare Inc.'s Processor Designer tool suite for the design of embedded processors. Franz, Jonathan D. (2008-12-01)The goal of this thesis is to evaluate the Processor Designer family of tools from CoWare, Inc. Processor Designer uses the L.I.S.A. 2.0 (Language for Instruction Set Architecture) language. The evaluation is being ...
Eustice, Dylan Scott, 1992- (2014-06-02)The Scale Invariant Feature Transform (SIFT) is a useful algorithm for describing local features in an image. This research successfully demonstrates a model for optimizing SIFT using a Field Programmable Analog Array ...