Schubert, Keith Evan.2019-07-292019-07-292019-052019-04-16May 2019https://hdl.handle.net/2104/10686Throughout this thesis, I will propose a transmit-received-engine based logic design proposed by this thesis works at the PCI Express Transaction Layer in collaboration with Xilinx 7 Series FPGAs Integrated Block for PCI Express. By automated testing and results evaluation, the new design can speed up the original Ethernet link speed by a factor of 30, At the same time, supports the needs of the new signal peaks in 50 ns. Therefore, two key concerns of the existing Phase-II pCT scanner hardware upgrade can be satisfied.application/pdfenComputer engineering. Tomography detectors. PCI Express Transaction Layer.ThesisWorldwide access2019-07-29