• Login
    View Item 
    •   BEARdocs Home
    • Graduate School
    • Electronic Theses and Dissertations
    • View Item
    •   BEARdocs Home
    • Graduate School
    • Electronic Theses and Dissertations
    • View Item
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Developing industrial strength UVM for academic resesarch and teaching.

    Thumbnail
    View/Open
    ONWUBUYA-THESIS-2020.pdf (6.456Mb)
    George_Onwubuya_CopyrightAvailabilityForm.pdf (477.7Kb)
    Access rights
    Worldwide access
    Date
    2020-07-30
    Author
    Onwubuya, George M., 1991-
    0000-0002-1648-2804
    Metadata
    Show full item record
    Abstract
    The Universal Verification Methodology (UVM) has been getting attention from researchers and the functional verification community for a little over decade. Its flexibility, reusability and reliability features are suitable for the design verification of multifaceted chip systems thus making it attractive for the verification industry. Similarly researchers frequently explore and utilize UVM to enhance its verification capabilities of system-on-chip (SoC) and application specific integrated circuits (ASIC). For a long time UVM learning and training has been tailored to suit the needs of seasoned verification engineers. Recent books have sought to address the needs of novice verification engineers, however UVM testbenches lack the standard required by the verification industry. This thesis outlines steps required in building a typical UVM testbench while also highlighting the important industry standards that must be maintained. In the first lab a UVM testbench is built to verify a trivial design. UVM components are constructed using a step-by-step guide with a detailed description of the UVM code. In the second lab a simple APB finite state machine is verified. This lab includes a verification plan, assertion coverage and functional coverage. These features are widely used by the verification industry to create a more robust verification environment.
    URI
    https://hdl.handle.net/2104/11137
    Collections
    • Electronic Theses and Dissertations
    • Theses/Dissertations - Electrical and Computer Engineering
    

    Copyright © Baylor® University All rights reserved. Legal Disclosures.
    Baylor University Waco, Texas 76798 1-800-BAYLOR-U
    Baylor University Libraries | One Bear Place #97148 | Waco, TX 76798-7148 | 254.710.2112 | Contact: libraryquestions@baylor.edu
    If you find any errors in content, please contact librarywebmaster@baylor.edu
    DSpace software copyright © 2002-2016  DuraSpace
    Contact Us | Send Feedback
    TDL
    Theme by 
    Atmire NV
     

     

    Browse

    All of DSpaceCommunities & CollectionsBy Issue DateAuthorsTitlesSubjectsThis CollectionBy Issue DateAuthorsTitlesSubjects

    My Account

    Login

    Statistics

    View Usage Statistics

    Copyright © Baylor® University All rights reserved. Legal Disclosures.
    Baylor University Waco, Texas 76798 1-800-BAYLOR-U
    Baylor University Libraries | One Bear Place #97148 | Waco, TX 76798-7148 | 254.710.2112 | Contact: libraryquestions@baylor.edu
    If you find any errors in content, please contact librarywebmaster@baylor.edu
    DSpace software copyright © 2002-2016  DuraSpace
    Contact Us | Send Feedback
    TDL
    Theme by 
    Atmire NV